



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/082,776	02/25/2002	Victor A. Bennett	BENNETT 6-5	4410
⁴⁷³⁹⁶ HITT GAINES	7590 05/21/2007 PC		EXAM	INER
LSI Corporation PO BOX 83257	n		LI, AIMEE J	
RICHARDSON, TX 75083			ART UNIT	PAPER NUMBER
			2183	
			NOTIFICATION DATE	DELIVERY MODE
			05/21/2007	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

docket@hittgaines.com

	Application No.	Applicant(s)			
	10/082,776	BENNETT ET AL.			
Office Action Summary	Examiner	Art Unit			
	Aimee J. Li	2183			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet v	vith the correspondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period way reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUN 36(a). In no event, however, may a vill apply and will expire SIX (6) MC , cause the application to become A	ICATION. A reply be timely filed ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 17 Ap	Responsive to communication(s) filed on <u>17 April 2007</u> .				
· <u> </u>	, _				
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4) ☐ Claim(s) 1-21 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-21 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	wn from consideration.				
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on 25 February 2002 is/are Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	e: a) \boxtimes accepted or b) \square drawing(s) be held in abeya ion is required if the drawin	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1 Certified copies of the priority documents 2 Certified copies of the priority documents 3 Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in a rity documents have bee u (PCT Rule 17.2(a)).	Application No n received in this National Stage			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08)	Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application			
Paper No(s)/Mail Date	6) 🔲 Other:	. <u></u> .			

Art Unit: 2183

DETAILED ACTION

1. Claims 1-21 have been considered. Claims 1, 8, and 15 have been amended as per Applicant's request.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment as received on 16 March 2007 and RCE as received on 17 April 2007.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-3, 6-10, 13-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Parady, U.S. Patent Number 5,933,627 (herein referred to as Parady) in view of Yamin Li and Wanning Chu's "The Effects of STEF in Finely Parallel Multithreaded Processors" ©1995 IEEE (herein referred to as Li).
- 5. Referring to claim 1, Parady has taught a context switching system for a multi-thread execution pipeline loop having a pipeline latency, comprising:
 - a. A context switch requesting subsystem configured to:
 - i. Detect a device request from thread executing within said multi-thread execution pipeline loop for access to a device having a fulfillment latency exceeding said pipeline latency (Parady Abstract; column 1, lines 29-35

Art Unit: 2183

and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3), and

- ii. Generate a context Switch request for said thread (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3); and
- b. A context controller subsystem configured to receive said context switch request (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3).
- 6. Parady has not explicitly taught
 - a. A miss fulfillment first-in-first-out buffer (FIFO); and
 - b. Based thereon, store said thread in said miss fulfillment FIFO to prevent said thread from executing until said device request is fulfilled, said thread sequencing through said entire miss fulfillment FIFO at a rate having a period associated with said pipeline latency before exiting therefrom.
- 7. However, Parady has taught using a round robin scheduling method (Parady column 4, lines 9-11). Li has taught round robin scheduling (Li page 319, Section 2 A FPMP Architecture, paragraph 4) with a
 - a. A miss fulfillment first-in-first-out buffer (FIFO) (Li page 320, Section 2 A FPMP Architecture, paragraph 6); and
 - b. Based thereon, store said thread in said miss fulfillment FIFO to prevent said thread from executing until said device request is fulfilled, said thread sequencing through said entire miss fulfillment FIFO before exiting therefrom at a rate having

Art Unit: 2183

a period associated with said pipeline latency (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6).

- 8. In regards to Li, one of Li's considerations to determine whether an instruction is ready to issue is whether all of the source operands are available (Li page 319, Section 2 A FPMP Architecture, paragraph 5). If not all the operands are available for an instruction, the instruction is not issued, so it is held in the FIFO where all the un-issued instructions for that instruction slot are held until they can be issued in order. Therefore, the FIFO in the ISU is similar to the claimed FIFO, since the thread instructions whose operands are not available are stored in the FIFO until it the instruction is issued, including when the operands are provided by an instruction that needs to execute via the pipeline, so that the operand is delayed at least the time it takes for an instruction to traverse the pipeline, e.g. the pipeline latency. A person of ordinary skill in the art at the time the invention was made, and as taught by Li, would have recognized that the round robin scheduling scheme and FIFO to store un-issued thread instructions gives each thread equal opportunity to be scheduled and prevents incorrect data from entering the pipeline (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 4-6), thereby preventing thread starvation and ensuring correct data execution. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the scheduling of Li in the device of Parady to prevent thread starvation and ensure correct data execution.
- 9. Referring to claim 8, Parady has taught for use with a multi-thread execution pipeline loop having a pipeline latency, a method of operating a context switching system, comprising:
 - a. Detecting a device request from a thread executing within said multi-thread execution pipeline loop for access to a device having a fulfillment latency

Art Unit: 2183

exceeding said pipeline latency (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3);

- b. Generating a context switch request for said thread when said thread issues said device request (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3); and
- c. Receiving said context switch request (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3).
- 10. Parady has not explicitly taught storing said thread based thereon in a miss fulfillment first-in-first-out buffer (FIFO) until said device request is fulfilled, said thread sequencing through said entire miss fulfillment FIFO at a rate having a period associated with said pipeline latency before exiting therefrom. However, Parady has taught using a round robin scheduling method (Parady column 4, lines 9-11). Li has taught round robin scheduling (Li page 319, Section 2 A FPMP Architecture, paragraph 4) and storing said thread based thereon in a miss fulfillment first-in-first-out buffer (FIFO) until said device request is fulfilled, said thread sequencing through said entire miss fulfillment FIFO at a rate having a period associated with said pipeline latency before exiting therefrom (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6). In regards to Li, one of Li's considerations to determine whether an instruction is ready to issue is whether all of the source operands are available (Li page 319, Section 2 A FPMP Architecture, paragraph 5). If not all the operands are available for an

Art Unit: 2183

instruction, the instruction is not issued, so it is held in the FIFO where all the un-issued instructions for that instruction slot are held until they can be issued in order. Therefore, the FIFO in the ISU is similar to the claimed FIFO, since the thread instructions whose operands are not available are stored in the FIFO until it the instruction is issued, including when the operands are provided by an instruction that needs to execute via the pipeline, so that the operand is delayed at least the time it takes for an instruction to traverse the pipeline, e.g. the pipeline latency. A person of ordinary skill in the art at the time the invention was made, and as taught by Li, would have recognized that the round robin scheduling scheme and FIFO to store un-issued thread instructions gives each thread equal opportunity to be scheduled and prevents incorrect data from entering the pipeline (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 4-6), thereby preventing thread starvation and ensuring correct data execution. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the scheduling of Li in the device of Parady to prevent thread starvation and ensure correct data execution.

- 11. Referring to claims 2 and 9, Parady in view of Li has taught wherein said context controller subsystem is further configured to allow a new thread to enter said multi-thread execution pipeline loop after storing said thread in said miss fulfillment FIFO (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6).
- 12. Referring to claims 3 and 10, Parady in view of Li has taught wherein said context controller subsystem is further configured to allow other threads within said multi-thread execution pipeline loop to continue to execute while said thread is waiting for said device request

Art Unit: 2183

to be fulfilled (Parady column 2, lines 28-34; column 3, line 57 to column 4, line 18; column 4, line 42-62; and Figure 3).

- 13. Referring to claims 4 and 11, Parady in view of Li has taught wherein said context controller subsystem is further configured to:
 - a. Store said thread in said miss fulfillment FIFO upon reaching an end position of said multi-thread execution pipeline loop (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6), and
 - Reinsert said thread into said multi-thread execution pipeline loop at a beginning position after said thread exits said miss fulfillment FIFO (Li pages 319-320,
 Section 2 A FPMP Architecture, paragraphs 3-6).
- 14. Referring to claims 5 and 12, Parady in view of Li has taught wherein said thread is looped back to a beginning stage of said multi-thread execution pipeline loop when said thread reaches an end stage of said multi-thread execution pipeline loop and said thread has not finished processing (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6).
- 15. Referring to claims 6 and 13, Parady in view of Li has taught wherein said context controller subsystem is further configured to sequence said thread through said miss fulfillment FIFO at a rate equal to said pipeline latency of said multi-thread execution pipeline loop (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6).
- 16. Referring to claims 7 and 14, Parady in view of Li has taught wherein said device request is a request to access external memory due to a cache miss status (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3).

Art Unit: 2183

17. Claims 15-17 and 20-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Parady, U.S. Patent Number 5,933,627 (herein referred to as Parady) in view of Wilford et al., U.S. Patent Number 5,509,006 (herein referred to as Wilford) and in further view of Yamin Li and Wanning Chu's "The Effects of STEF in Finely Parallel Multithreaded Processors" ©1995 IEEE (herein referred to as Li).

- 18. Referring to claim 15, Parady has taught a fast pattern processor that receives and processes protocol data units (PDUs), comprising:
 - a. A dynamic random access memory (DRAM) that contains instructions (Parady column 5, lines 19-22; Figure 5; and Figure 6). In regards to Parady, DRAM in a specific type of RAM and Parady shows that RAM is used in his system. Please see Rosenberg's Computers, Information Processing & Telecommunications

 Second Edition for more information of RAM and DRAM.
 - b. A memory cache that caches certain of said instructions from said DRAM (Parady column 5, lines 19-22; Figure 5; and Figure 6); and
 - c. An engine that employs said DRAM and said memory cache to obtain ones of said instructions (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3), including:
 - i. A multi-thread execution pipeline loop having a pipeline latency (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3), and

Art Unit: 2183

ii. A context switching system for said multi-thread execution pipeline loop (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3), having:

- (1) A context switch requesting subsystem that: detects a device request from a thread executing within said multi-thread execution pipeline loop for access to a device having a fulfillment latency exceeding said pipeline latency (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3), and
- (2) Generates a context switch request for said thread (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3), and
- iii. A context controller subsystem that receives said context switch request and prevents said thread from executing until said device request is fulfilled (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3).
- 19. Parady has not taught a tree engine that parses data within said PDUs. Wilford has taught a tree engine that parses data within said PDUs (Wilford column 1, lines 34-42; column 1, line 65 to column 2, line 19; column 14, lines 14-35; and Figure 5B). A person of ordinary skill in

Art Unit: 2183

the art at the time the invention was made, and as taught in Wilford, would have recognized that a tree engine that parses data within said PDUs identifies which protocol the data belongs to in order to send the data to the correct destination (Wilford column 1, lines 34-42), thereby ensuring correct data execution. Therefore, it would have been obvious to a person of ordinary skill in the art to incorporate the tree engine of Wilford in the device of Parady to ensure correct data execution.

- 20. In addition, Parady has not explicitly taught
 - a. A miss fulfillment first-in-first-out buffer (FIFO); and
 - b. Based thereon, stores said thread in said miss fulfillment FIFO until said device request is fulfilled, said thread sequencing through said entire miss fulfillment FIFO at a rate having a period associated with said pipeline latency before exiting therefrom.
- 21. However, Parady has taught using a round robin scheduling method (Parady column 4, lines 9-11). Li has taught round robin scheduling (Li page 319, Section 2 A FPMP Architecture, paragraph 4) with a
 - a. A miss fulfillment first-in-first-out buffer (FIFO) (Li page 320, Section 2 A FPMP Architecture, paragraph 6); and
 - b. Based thereon, store said thread in said miss fulfillment FIFO to prevent said thread from executing until said device request is fulfilled, said thread sequencing through said entire miss fulfillment FIFO at a rate having a period associated with said pipeline latency before exiting therefrom (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6).

Art Unit: 2183

22. In regards to Li, one of Li's considerations to determine whether an instruction is ready to issue is whether all of the source operands are available (Li page 319, Section 2 A FPMP) Architecture, paragraph 5). If not all the operands are available for an instruction, the instruction is not issued, so it is held in the FIFO where all the un-issued instructions for that instruction slot are held until they can be issued in order. Therefore, the FIFO in the ISU is similar to the claimed FIFO, since the thread instructions whose operands are not available are stored in the FIFO until it the instruction is issued, including when the operands are provided by an instruction that needs to execute via the pipeline, so that the operand is delayed at least the time it takes for an instruction to traverse the pipeline, e.g. the pipeline latency. A person of ordinary skill in the art at the time the invention was made, and as taught by Li, would have recognized that the round robin scheduling scheme and FIFO to store un-issued thread instructions gives each thread equal opportunity to be scheduled and prevents incorrect data from entering the pipeline (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 4-6), thereby preventing thread starvation and ensuring correct data execution. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the scheduling of Li in the device of Parady to prevent thread starvation and ensure correct data execution.

- 23. Referring to claim 16, Parady in view of Wilford and in further view of Li has taught wherein said context controller subsystem further allows a new thread to enter said multi-thread execution pipeline loop after storing said thread in said FIFO (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6).
- 24. Referring to claim 17, Parady in view of Wilford and in further view of Li has taught wherein said context controller subsystem further allows other threads within said multi-thread

execution pipeline loop to continue to execute while said thread is waiting for said device request to be fulfilled (Parady column 2, lines 28-34; column 3, line 57 to column 4, line 18; column 4, line 42-62; and Figure 3).

- 25. Referring to claim 18, Parady in view of Wilford and in further view of Li has taught wherein said context controller subsystem is further configured to:
 - d. Store said thread in said miss fulfillment FIFO upon reaching an end position of said multi-thread execution pipeline loop (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6), and
 - e. Reinsert said thread into said multi-thread execution pipeline loop at a beginning position after said thread exits said miss fulfillment FIFO (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6).
- 26. Referring to claim 19, Parady in view of Wilford and in further view of Li has taught wherein said thread is looped back to a beginning stage of said multi-thread execution pipeline loop when said thread reaches an end stage of said multi-thread execution pipeline loop and said thread has not finished processing (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6).
- 27. Referring to claim 20, Parady in view of Wilford and in further view of Li has taught wherein said context controller subsystem further sequences said thread through said miss fulfillment FIFO at a rate equal to said pipeline latency of said multi-thread execution pipeline loop (Li pages 319-320, Section 2 A FPMP Architecture, paragraphs 3-6).
- 28. Referring to claim 21, Parady in view of Wilford and in further view of Li has taught wherein said device request is said DRAM and said device request is a request to access said

Art Unit: 2183

DRAM due to a cache miss status from said memory cache (Parady Abstract; column 1, lines 29-35 and 46-57; column 2, lines 18-34; column 3, line 57 to column 4, line 18; column 4, lines 42-62; Figure 3).

Response to Arguments

- 29. Examiner withdraws the rejection of claims 1-21 under 35 U.S.C. §112, second paragraph, in favor of the amended claims
- 30. Applicant's arguments filed 17 April 2007 have been fully considered but they are not persuasive.
- 31. Applicant's argue in essence on pages 8-12
 - ...Li does not teach or suggest a thread sequences through an entire miss fulfillment FIFO at the pipeline latency as presently claimed...
- 32. This has not been found persuasive. The exact claim language is "...said thread sequencing through said entire miss fulfillment FIFO at a rate having a period associated with said pipeline latency before exiting therefrom...(emphasis added)". This means that the period just needs to be related to the pipeline latency somehow, not that they are equal as Applicant's arguments suggest. Applicant's arguments describe Li as teaching "the amount of time the thread slot FIFO register holds an un-issued instruction depends on the amount of time it takes to make an un-issued instruction read (e.g., for the source operand to become available)...(page 9)". As such, Li's period is related to the amount of time it takes for a source operand to become available. When the source operand is the result of an instruction in the pipeline, the source operand will not be available for at least the time equal to the pipeline latency, since the instruction providing the source operands needs to complete the pipeline before the source

Art Unit: 2183

operand will be available. In this situation, Li's period is at least as long as it takes an instruction to complete the pipeline, i.e. the pipeline latency, and is related to the pipeline latency for at least this reason.

Page 14

33. Applicant's argue in essence on page 9 "...Li does not teach a **single** FIFO as presently claimed...". This has not been found persuasive. The functionality claimed in association with the miss fulfillment FIFO buffer is similar between the claim language and the references. Applicant's arguments seem to suggest that there is a specific structure associated with he miss fulfillment FIFO buffer, but that is not in the claim language. Without further claim language to clarify the structure of "a miss fulfillment FIFO buffer", as the arguments suggest, "miss fulfillment FIFO buffer" is merely a label for the elements that perform the particular functionality described.

Conclusion

- 34. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aimee J. Li whose telephone number is (571) 272-4169. The examiner can normally be reached on M-T 7:00am-4:30pm.
- 35. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2183

36. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Aimee J Li

Examiner

Art Unit 2183

14 May 2007